A Bi-Directional 300-GHz-Band Phased-Array Transceiver in 65-nm CMOS With Outphasing Transmitting Mode and LO Emission Cancellation

نویسندگان

چکیده

This article introduces a four-element 300-GHz-band bi-directional phased-array transceiver (TRX). The TRX utilizes the same antenna, signal path, and local oscillator (LO) circuitry to operate either in transmitter (TX) mode or receiver (RX) mode. TX adopts outphasing technique increase average output power for higher order modulation schemes by utilizing two mixers that are connected directly antenna mixer-last fashion. paths also enable canceling of LO feed-through (LOFT). RX benefits from LOFT cancellation suppress emission, which is common issue mixer-first RXs. has separate Hartley operation reject image coming TX. chip was implemented using CMOS 65-nm process, phased array stacking liquid crystal polymer (LCP) flexible printed circuit boards (PCBs). stacked structure provides required narrow pitch at 300-GHz band. measured beam angle range −18° 18°. single-element consumption 750 mW both

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 24-GHz Phased-Array Receiver in 0.13-μm CMOS using an 8-GHz LO

This paper presents a 24-GHz two-channel phasedarray receiver. The receiver adopts the LO-phase-shifting approach and employs a sub-harmonically injection-locked phaseshifter. A CMOS-only prototype, fabricated in a 130-nm SiGe BiCMOS technology, draws 16-mA of current from a 1.5-V supply and consists of a injection-locked oscillator (operating as a phase-shifter, LO-buffer and frequency multipl...

متن کامل

A 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS

A sub-harmonic injection-locked tripler multiplies a 20-GHz differential input to 60-GHz quadrature (I/Q) output signals. The tripler consists of a two-stage ring oscillator driven by a single-stage polyphase input filter and 50I and Q-signal output buffers. Each gain stage incorporates a hard limiter to triple the input frequency for injection locking and a negative resistance cell with two po...

متن کامل

A 5-GHz Direct-Conversion CMOS Transceiver

A CMOS transceiver fully compliant with IEEE 802.11a in the unlicensed national information infrastructure (UNII) band (5.15–5.35 GHz) achieves a receiver sensitivity of 5 dBm for 64-QAM (quadrature amplitude modulation) with an error vector magnitude (EVM) of 29.3 dB. A single-sideband mixing technique for local-oscillator signal generation avoids frequency pulling. Realized in 0.18m CMOS and ...

متن کامل

A 0.47-0.66 pJ/bit, 4.8-8 Gb/s I/O Transceiver in 65 nm CMOS

A low-power forwarded-clock I/O transceiver architecture is presented that employs a high degree of output/input multiplexing, supply-voltage scaling with data rate, and low-voltage circuit techniques to enable low-power operation. The transmitter utilizes a 4:1 output multiplexing voltage-mode driver along with 4-phase clocking that is efficiently generated from a passive poly-phase filter. Th...

متن کامل

A V-BAND LOW-NOISE AMPLIFIER CO-DESIGNED WITH ESD NETWORK IN 65-nm RF CMOS

A V-band low-noise amplifier (LNA) with electrostatic discharge (ESD) protection using RF junction varactors is demonstrated in a 65-nm CMOS technology. The gate-source junction varactor is used to achieve a power-constrained simultaneous noise and input matching, and also as an auxiliary ESD protection for the NS and ND modes. The measured results shows an over 2.0-kV ESD protection in the PD ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of Solid-state Circuits

سال: 2022

ISSN: ['0018-9200', '1558-173X']

DOI: https://doi.org/10.1109/jssc.2022.3179166